Abstract-This work proposes a method to actively emulate dc grids, including their equivalent admittance, by means of a modified current control structure of a dc/dc converter. The stability of power converter units (PCUs), interconnected with electrical grids is frequently assessed by the characteristics of the equivalent admittance/impedance of the grid, at the point of connection, and the PCU. Several approaches have been proposed to shape the PCU equivalent admittance, by means of the control structure, in order to fulfil the requirements about stability, robustness and dynamic response. On top of this, the integration of dc distribution systems is steadily growing, due to its simpler implementation and the potential cost and losses reduction. The presence of PCUs, in dc grids, is inherently higher, which complicates the overall stability assessment. In order to verify an impedance/admittance stability analysis in a laboratory scaled system, the characteristics of the impedance/admittance needs to be emulated. A suitable control structure, implemented on a buck converter, to actively emulated dc grid admittance has been proposed and tested. The analytical expressions of the emulator converter admittance, with the modified control structure, are presented. The admittances of a MVDC collection network for offshore wind farms, and a MVDC drive, working with a vector control scheme, have been calculated to be used for the emulation. The experimental validation has shown the overall feasibility of the proposed emulation approach.
I. INTRODUCTION AND MOTIVATION
The integration of dc distribution systems has grown significantly in recent years due to the potential efficiency improvement, cost reduction and simplicity. The specific benefits of implementing a dc distribution system varies significantly with the application [e.g. ac grid availability, high presence of energy storage systems (ESS) or electronics loads, etc.], however, for isolated electrical power systems, the use of dc voltage is, in general, the most convenient option [1] , and in the telecommunication and automotive industries, dc distribution system are a mature solution [2] , [3] .
Lately, this trend can be observed in higher power electric systems, as the ones used for maritime and aircraft applications [4] - [7] , but also in grid connected systems with a high presence of dc loads, as datacenters [8] .
Furthermore, a high penetration of renewable energy sources (RES) and ESS at consumption level, allows for a significant efficiency improvement, by avoiding unnecessary conversion stages, since distribution between mostly dc-based devices [e.g. photovoltaic (PV) panels, batteries, and electronic loads] is performed more efficiently if dc voltage is employed [1] , [9] . For higher power distribution, through longer distances, the absence of reactive power, makes dc voltage a more suitable candidate for distribution in low-voltage (LV) [10] , mediumvoltage (MV) [11] , [12] , and high-voltage (HV) [13] .
Nevertheless, the use of dc, always relies on power converter units (PCUs) to adapt the voltage levels, making the presence of PCUs inherently higher in dc distribution systems, which can compromise the overall stability of the system [14] - [18] .
Impedance-based methods are frequently used to assess the stability of the electrical system, and to design the control structures of the power converters [6] , [7] , [16] - [22] . The electrical power system can be systematically analysed by studying the interaction of the output impedance of the source converter (e.g. a MVDC collector converter of an offshore wind farm [12] , or a front-end rectifier for supplying a datacenter [23] , etc. ), and the equivalent admittance of the rest of the system, aggregated in the total grid admittance.
The grid admittance depends on several factors (i.e. distribution architecture, individual admittance of the connected power converters, cables...) and replicating the specific grid conditions for testing the source converter can be challenging.
In this work, an approach to actively emulate a given dc grid admittance, is shown. The emulation is performed by means of a modified current control structure that sets a relation between the input voltage and current of the PCU. The concept of the active admittance emulator is shown in Fig. 1 . In many applications, the output impedance of the source converter Z s (s) is shaped, so a set of design requirements are fulfil when interacting with the equivalent admittance of the rest of the dc grid, Y g (s), as seen from the point of connection of the source converter. Therefore, in order to perform the experimental validations, the approach shown in Fig. 1 , can be followed, where the dc grid admittance is emulated by a second PCU connected at the terminal of the sources converter.
The same reasoning has been applied for emulating the behaviour of devices, where a dc/dc converter is used to replicate different components such us PV panels and batteries [24] , [25] , for a given emulated conditions (e.g. solar irradiation, temperature, state of charge, etc.).
II. MODELLING AND CONTROL OF BUCK CONVERTER FOR ADMITTANCE EMULATION
The proposed approach, for emulation of an equivalent dc grid admittance, is based on a modified current control structure, that shapes the equivalent input admittance of the
Active DC Grid Emulator emulator converter (Y em in the rest of the paper), in order to match the objective dc grid admittance (Y g in the rest of the paper).
In the scenario shown in Fig. 1 , the dc grid admittance defines the grid current responses against voltage variations at the terminal of the source converter, therefore, it can be seen that the converter needs to regulate the input current as function of the input voltage, in order to emulate the dc grid behaviour.
In this work, a buck converter is modelled for the application. The current control is performed on the inductor of the converter, as shown in Fig. 2 . The current references are obtained from the input voltage (v s ) measurements and the objective grid admittance (e.g i *
, therefore it is expected that, within the current controller bandwidth,
. The use of the buck topology, allows for a lower converter output voltage (i.e. V o < V s ), nevertheless, the inductor is placed at the output, and therefore, i s is not directly controlled (i.e. the control is performed on i o , and i * o needs to be estimated form i * s ). Alternatively, using a boost converter, would allow to directly control i s , however, it requires a higher voltage on the output side, ideally twice as big, which can compromise the implementation of this topology due to hardware limitations, especially for MVDC or HVDC applications. Therefore, for this work, the buck topology has been analysed.
For the admittance calculation of the emulator, the current and voltage waveforms have been averaged during one switching period, therefore the equations that described the system, are as follows:
where v s (t), v o (t), i s (t) and i o (t) are the voltages and currents on the high voltage and low voltage sides, respectively, L is the inductance value of the inductor in the buck converter, and d(t) is the duty cycle. It can be seen that equation (1) and (2) are non-linear, therefore linearazing the equations around a given operating point, and assuming that V o is tightly regulated (v o (t) ≈ 0), results in the following linear expressions in the s-domain:
From the control structure shown in Fig. 2 , the expression of d(s) can be obtained.
where Y g (s) is the equivalent admittance of grid that is being emulated, K(s) is the main current controller, D and V s are the dc quantities of the duty cycle and the input voltage respectively, and e −st L and H zoh (s) are the system delays due to the sampling and PWM action.
The model of the system is shown in Fig. 2 . From equations (1), (2), and (5), the emulator admittance can be derived, and the expression is the following:
where,
Equation (6) shows that Y em (s) is formed by two terms, a term B 0 (s) independent of the objective admittance, and a second term, B 1 (s)Y g (s), dependent on the objective admittance. It is easily appreciated that an ideal admittance emulator (i.e. Y em (s) = Y g (s)) is achieved when B 0 (s) = 0, and B 1 (s) = 1 for the whole frequency range. This is not achievable in practise due to finite controller gains and time delays.
As it can be seen from (7), and (8), the tuning of the current regulator, K(s), and the converter parameters (L, V s , V o , etc.) allows to shape the frequency response of B 0 (s), and B 1 (s). It has been found that, tuning the current controller to cancel the pole of the converter inductor (K i = R/L) and a close loop bandwidth (K p = 2πLbw) slightly below ω s /10, gives the best match of both magnitude and phase of the objective admittance, Y g (s). . 
III. EQUIVALENT ADMITTANCES OF DC GRIDS
In order to assess the feasibility of the proposed emulation approach, two representatives cases of dc distribution systems have been selected and modelled, in order to use the calculated dc grid admittances [Y g1 (s) and Y g2 (s)] in the emulator. The dc grid admittances, calculate in this Section, include the effect of constant power sources (CPSs), constant power loads (CPLs), and resonances introduced by the distribution line parameters. The presence of this elements y a dc distribution grid can compromise the stability of the system, therefore they are of most interest to test the emulation approach. Also, both dc grid admittances have been calculated in p.u. values.
A. MVDC collection Network for Offshore Wind Farms
The first case consist on a dc distribution line that connects the output of a WT, interfaced by a dc-dc converter, with a collector converter, that it is connected to the HVAC or HVDC grid. This configuration, shown in Fig. 4 , has been widely proposed in the literature for WT farms collectors [11] , [12] , [26] - [29] .
In this particular case, a WT interfaced by a dual-activebridge (DAB) converter, working under power control oper- ation, has been modelled. The low voltage (LV) side of the DAB converter receives the output power of the rectifier (P 1 ), connected to the WT generator. Therefore the DAB acts a physical actuator of a higher level mechanical controller, that regulates the power that is extracted from the turbine.
In WT applications, the requirements, for the controller design, are the specified maximum allowable time constant, and no overshoot in the power tracking response. The parameters used for this study case are shown in table I. Linearazing the system at a given operating point, the output admittance of the WT is seen as a CPS, up to the bandwidth of the power controller. The analytical derivation of the WT equivalent admittance is as follows:
where, I 2 and V 2 are the output current and voltage of the DAB converter, and α is the close loop bandwidth of the power controller.
From seen from the collector, can be calculated as follows:
where, Y C (s) is the admittance of the combination of the DAB filter capacitance (C f ) and parasitic line capacitance (C L ), and Z L (s) is the impedance of the parasitic line inductance.
The frequency response of Y g1 (s) is shown in Fig. 6 . As expected, at low frequencies, the admittance is dominated by the power control of the WT [Y W T (s)], while the filter capacitance, together with the parasitic line parameters, create a resonance. The dc value of Y g1 (s) is given the operating point of the WT (i.e. P 2 = V 2 I 2 in steady state operation), while for higher frequencies, beyond the controller bandwidth, the line parameters dominate the shape of Y g1 (s).
B. MVDC Drive
The second case is based on a drive connected to a MVDC electrical distribution system for maritime applications. In this application, the stability of the electrical system can be compromise by high presence of high-power motor drives (propulsion motors can make up to 80% of the electrical load of the ship [6] ), which generally show a CPL behaviour [18] .
Vector controls of motors are used as the control of the propulsion drives [e.g. field-oriented control (FOC) and DTC]. The specific parameters used to derived the equivalent admittance of the propulsion drive, Y g2 (s), are shown in Table  I , however an analitycal expression for the equivalent input admittance has not been obtained. The system has been simulated using PLECS, and Y g2 (s) has been measured. The frequency response of Y g2 (s) is shown in Fig. 6 . It can be seen that at low frequencies, inside the controller bandwidth, the admittance effectively shows a CPL behaviour.
IV. EXPERIMENTAL VERIFICATION
A prototype, with the configuration shown in Fig. 2 , has been build for the experimental verification of the proposed active dc grid admittance emulator. The physical parameters of the experimental setup are shown in Table II .
The dc grid is created by a REGATRON TopCon TC.ACS, used as controllable dc source, that has also been employed to introduce a perturbation in the dc voltage, in order to measure the emulator admittance in a pre-defined set of frequencies. The dc grid admittances, shown in Fig. 6 , have been implemented as the objective admittances [Y g (s)] in the control structure, shown in Fig. 2 . The results from the experimental verification are shown in Fig. 7 , as it can be seen, the results are in a good agreement with the theoretical analysis and modelling.
As expected from Fig. 3 , there is a magnitude amplification of the objective admittances for frequencies above ω s /10. For the emulation of most grid admittances this is not an issue, since in practise, the magnitude of grid admittance naturally tends to decrease as the frequency increases. This magnitude amplification is created by the current reference estimation used in this work [ 
V. CONCLUSION
In this work a novel method for the active emulation of dc grid admittances has been proposed. A modified current control structure, that effectively establishes a relation between the input voltage and current responses, defined by a given grid admittance, is shown. The buck-based emulator is able to effectively emulate the objective grid admittances, nevertheless it has been seen that the emulation performance is inherently limited by the switching frequency.
As the results have shown, the analytical expressions derived, for the emulator admittance's, accurately matches the measurements. Also, both admittances' phases and magnitudes are well emulated within the bandwidth of the current controller. The delays introduced by the inner current control loop limit the emulation capability to one tenth of the switching frequency approximately, where the phase and magnitude errors start to be significant.
